DESIGN AND IMPLEMENTATION OF AREA-OPTIMIZED AES BASED ON FPGA

#1 PRUDHVI PAMISETTY - M.Tech Student,
#2 RAVIDRA - Assistant Professor,
Dept of ECE,
MLR INSTITUTE OF TECHNOLOGY, DUNDIGAL, HYD, T.S., INDIA.

Abstract: - Advanced Encryption Standard (AES), also known as Rijndael, is a block cipher algorithm that has been analyzed extensively and is now used widely. The AES algorithm hardware implementation is faster and more secure than software implementation. AES algorithm is used to encrypt and decrypt data as this can make the whole process much faster and secured communication is also established in the system. This is also extended to 176 and 192 bits in this work. Hardware implementation of Advanced Encryption Standard (AES) algorithm has been in intensive discussion since its first publication by National Institute of Standards and Technology (NIST) in 2000, for higher throughput over 1 Giga bits per second (Gbps). However, the studies of low power, low area and low cost implementations, which normally have throughput less than 1Gbps and use the data path less than 32-bit, have recently appeared in ASIC as well as in FPGA for wireless communication and embedded hardware application. In the proposed work the encryption of 128,176 and 192 bits are aimed for accurate AES implementation. This proposed work has been divided into two main phases software development and hardware development. In the development of software, it is involved with writing the code, simulation process with Xilinx 13.2 ISE tool. The hardware development covers the Xilinx Spartan 6 FPGA target board development. An AES cipher implementation that is based on the Block RAM and DSP units embedded within Xilinx’s Spartan-6 FPGAs. An iterative “basic” module outputs a 32 bit column of an AES round in each clock cycle, with the throughput of 1.76 Gbit/s when processing a 128 bit inputs, one 176 bits data and 192 bits data. Finally, the “round” module is replicated ten times for a fully unrolled design that yields over 55 Gbit/s of throughput. High throughput implementations are mainly used for high-end devices such as accelerator cards for e-commercial service and security trunk communications. In order to achieve higher performance in today’s utilization of hardware accelerators for cryptograph algorithms and heavily loaded communication networks is more efficient.

Index Terms— DSP, BRAM, AES, FPGA, ASIC, RIJNDAEL, VLSI, security, multi-encryption.

I. INTRODUCTION

The Advanced Encryption Standard (AES) is a block cipher used in many applications with a rich literature discussing how to optimize implementations of it for both software and hardware. Most available AES implementations for reconfigurable hardware, however, are based on traditional configurable logic and do not exploit the full potential of modern devices. The proposed work focuses on new embedded functions inside of the Xilinx Virtex-5 and Spartan-6 FPGA, such as large dual-ported Rams and digital signal processing (DSP) blocks with the goal of minimizing the use of registers and look-up tables that could otherwise be used for other functions. Therefore, the design presented in the work will be especially appealing in applications where user logic is scarce, yet not all embedded memory and DSP blocks are used. A —basic eight-stage pipeline module based on a combination of two 36 Kbit Block RAM (BRAM) and four DSP blocks, which outputs one 32 bit column of an AES round each cycle with a feedback loop for iterative operation is designed. This basic module is replicated four times for a full AES round with a 128 bit data path, which, in turn, is replicated ten times for a fully unrolled operation, the key expansion function in these designs are excluded. Security of data is becoming an important factor for a wide spectrum. Advanced Encryption Standard (AES) has replaced its predecessor, Double Encryption Standard (DES), as the most widely used encryption algorithm in many security applications. It offers a good combination of efficiency, performance, implement ability, flexibility and security”.

Although key size determines the strength of security, area and the power consumption. Where lower area and power consumption becomes crucial. The differences between the level of security, throughput and area consumption is left in the hands of the implementers depending on the need in the proposed work, we present hardware implementations of the AES encryption using an approach which includes modules memory and lookup tables for 128-bit, 176-bit and 192-bit key. The higher the key size, the more secure the ciphered data, but also the more rounds needed. The simulation and synthesis of AES encryption algorithm hardware implementation has been performed using Very High Speed Integrated Circuit Hardware Description (VHDL) language and Xilinx ISE 13.2i simulator to see and compare throughput and area of hardware implementations of three variants of AES key sizes: 128, 176 and 192.

II. RELATED WORK

Different authors carried out extensive research and study taking into relation either the symmetric or asymmetric cryptographic algorithms. It was analysed that latter one i.e. asymmetric ones are 1000 times slower than symmetric algorithms. Demand for mobility and handheld devices are shooting up day by day. With the initiation of CMOS technology and VLSI design approach, designers could design single chips using various operations and operators depending upon the algorithmic logic. The selection of algorithms depends on the user, system and application requirements. Because of the complexity of these operations and circuits used, it was not possible
to verify these operations on the breadboards. But due to the VLSI approach different methodologies and tools & techniques are available for simulation and implementation routine i.e. ModelSim simulator and Xilinx FPGA kit. There are different methodologies for implementing cryptographic algorithms, it depends whether one is designing for software or hardware which leads to the design phase of the algorithm i.e. top-down design hierarchy, bottom-up design hierarchy hybrid design hierarchy. In the past there are several software implementations for advance encryption standard and other algorithms like DES, 3DES, tea, X-tea, SEA, RC-2, RC-4, and RC-6 and other’s but designing hardware implementations which employ exclusively hardware description languages is very tiresome task. It was provided by the researchers that AES is faster and more efficient algorithm since it imparts S-box design which is responsible for instructing non-linearity to the system therefore design of substitution box is of allied importance. AES in the history was demonstrated to be stronger than data encryption standard and 3DES. With some disadvantages i.e. firstly, complexity of the key component i.e. S-Box is a main interference. Secondly it also employs P-array which is also escalating the memory and storage area. Thirdly, dropping the number of rounds that are used throughout the encryption and decryption routine could decline the memory and storage space but simultaneously it makes the algorithm insecure. Lastly, it was fulfilled that advance encryption standard leads to rise in energy utilization which is one of the encumbrance towards achieving optimization of the cryptographic algorithms [2],[3],[5].

II. THE HARDWARE SYSTEM

A. Iterative Design of AES Processor

The encryption of data is performed for keeping it confidential and illegible to people who are not meant to see it in its plaintext form. Encryption is used in a wide range of applications, some requiring large amounts of data to be encrypted or decrypted at very high speeds. Symmetric encryption using block ciphers is often used, with the security relying on a pre-established secret key shared between sender(s) and receiver(s) [3]. AES has been designed as a substitution-permutation network (SPN) and uses between 10 to 14 encryption rounds (depending on the length of the key) for a full encryption and decryption of one 128 bit block. In a single round, the AES operates on all of the 128 input bits represented as a 4X4 matrix of bytes. Fundamental operations of the AES are performed based on byte-level field arithmetic over the Galois Field GF(2^8) so that operands can be represented in 8 bit vectors [7]. The AES cipher has been designed to be efficient in both software and hardware, and is versatile in which it can be made either area-optimized, iterative, and slow, or —unrolled and fast by parallelizing round operations and pipelining. Its 8bit vector representation allows implementations on very small processing units, while 128 data paths allow for gigabit throughput.

$$A = \begin{bmatrix} a_{0,0} & a_{0,1} & a_{0,2} & a_{0,3} \\ a_{1,0} & a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,0} & a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,0} & a_{3,1} & a_{3,2} & a_{3,3} \end{bmatrix}$$

An AES round consists of mainly four basic operations on A:
1. **Sub Bytes**: all input bytes of A are substituted with values from a non-linear 8 X 8 bit S-Box.
2. **Shift Rows**: the bytes of rows Ri are cyclically shifted to the left side by 0, 1, 2 or 3 positions.
3. **Mix Columns**: columns Ci are matrix-vector multiplied by a matrix of constants in GF (2).
4. **Add Round Key**: a round key Ki is added to the input using GF(2) arithmetic.

The sequence of these four operations defines an AES round, and they are iteratively applied for a full encryption or decryption of a single 128 bit input block. Since some of the operations above rely on GF (2^8) arithmetic we are able to combine them into a single complex operation. The Advanced Encryption Standard defines such an approach for software implementations on 32 bit processors with the use of large lookup tables. This approach requires four 8 to 32 bit lookup tables for the four round transformations, each the size of 8 Kbit.

III. DESIGN AND IMPLEMENTATION

Adaptation of the software-oriented approach into modern reconfigurable hardware devices in order to achieve high throughput for modest amounts of resources. We use the Xilinx Spartan-6 FPGA which has advanced features that are useful for our application beyond traditional LUTs and registers. These are dual ported 36 Kbit BlockRAMs (BRAM) - ones that have independent address and data buses for the same stored content and versatile digital signal processing (DSP) cores. The DSP cores allow the designer to implement timing- or resource-critical functions such as arithmetic operations on integers or Boolean expressions that would otherwise be considerably slower or resource demanding if implemented with —ordinary logic elements. The DSP blocks were introduced in the Virtex-4 family of FPGAs to perform 18x18 bit integer along with a 48 bit accumulator, though they were limited to 24 bit bit-wise logic operations. 48 bit bit-wise logic operations were added in Spartan-6, and can run at up to 550 MHz, the maximum frequency rating of the device. The internal data path inside of the DSP block is 48 bit wide, except for integer multiplication. The Spartan-6 DSP blocks come in pairs that span the height of five configurable logic blocks (CLB), and they can be efficiently cascaded between pairs with additional dedicated paths to

Paper Available @ ijgis.com OCTOBER/2014 Page 230
adjacent DSP tiles. A single dualported 36 Kbit BRAM also spans the height of five CLBs and matches the height of the pair of DSP blocks, with a fast datapath between them. Our initial observation was that the 8 to 32 bit lookup followed by a 32 bit XOR AES operation perfectly matched this architectural alignment for efficient and fast implementation. Based on these primitives, we developed a basic AES module that performs a quarter (one column) of an AES round transformation given by Equations.

A. Basic Module

The basic construct we started out with is shown in Figure 1. Since each column requires all four T-table lookups with their last-round T-table counterparts, that means that we needed to fit a total of eight 8 Kbit T-tables in a single 36 Kbit dual-port RAM. For performance and resource efficiency reasons we opted against — reversing the last operation and searched for a solution that would enable us to fit all tables into a single BRAM. We realized that our design can use the fact all T-tables are byte-wise transpositions of each other, such that by cyclically byte-shifting of the BRAM’s output for T-table T0 we can produce the output of T1, T2 and T3. Using this observation, we only store T0 and T2, and also their last-round counterparts T0’ and T2’ in a single BRAM. Using a single byte circular right rotation (a; b; c; d) =>(d; a; b; c), T0 becomes T1, and T2 becomes T3 and the same for the last round T-tables. In the hardware, it requires a 32 bit 2:1 multiplexer at the output of each BRAM with a select signal from the control logic. For the last round, a control bit is connected to a high order address bit of the BRAM to switch from the regular T-table to the last round’s T-table. The memory layout is shown in Figure 2 the first 8 bits of the address is the input byte ai,j to the transformation, bit 9 controls the choice between regular and last round T-table, while bit 10 chooses between T0 and T2.

Fig 2: The basic construct structure

The Figure 2 shows the basic construct structure. Each dual ported BRAM contains four T tables, two for the first nine rounds, and two for the last one. Each DSP48G block performs a 32 bit bitwise XOR operation. After passing through the four DSP blocks, column results are fed back as the input to the next round.

Using two such BRAMs with identical content, we get the necessary lookups for four columns, each column is capable of performing all four T-table lookups. Both the BRAMs and DSP blocks provide internal input and output registers for pipelining along the data path; we get these registers — for free! without use of any flip flops in the fabric. At this point, we already had six pipeline stages that could not have been easily removed if our goal was high throughput. So we decided that instead of trying to reduce the pipeline stages, we can add two more so that we are able to process two input blocks at the same time, doubling the throughput. One of these added stages is the 32 bit register after the 2:1 multiplexer that shifts the T-tables at the output of the BRAM; these are the only user logic registers we use for the basic construct (shown inside dotted line in Figure 3).

Fig 3: The Basic Iterative Round (Without Control Logic)

The Figure 3 shows the — basic iterative round (without control logic). Plaintext P text is chosen as the initial input, then output data is fed back through 8 bit shift registers for a complete AES encryption. The pipeline stage between BRAMs and DSPs block is used as an optional 8 bit right shift when T0 and T2 are turned into the T1 and T3 respectively. A full AES operation is implemented by operating the basic construct with an added feedback scheduling in the data path. Combined with BRAM lookups, we assigned a cascade of DSP blocks to perform the four XOR operations required for computing the AES column output according to Equations. For feeding in the corresponding ai,j for the lookup into the BRAM, we added a sequence of three 8 bit loadable shift registers and an input multiplexer for each column. These 24 bit registers are loaded in sequence, the leftmost (C0) on the first cycle, and the one to its right on the next, and hence on. This construct has eight pipeline stages with the following operations, in order: lookup L, where the 8 to 32 bit T-table lookup is performed within the BRAM; register R is the BRAM’s output register; transform T[0::3], where T0 and T2 are optionally shifted into T1 and T3 content, respectively.
DSP D input register; and _, the exclusive-or operation. There are also four columns (C[0..3]) which are staggered as shown in Figure 2. As previously mentioned, the shaded pipeline stages are part of the BRAM or DSP blocks, not —traditionally user logic in the form of CLB flipflops— our goal was to minimize the use of these resources.

The eight pipeline stages in the first thirteen clock cycles along with the plaintext at the top is fed in four 32-bit words, one word per cycle. The first column output E0 0 is produced on the 8th clock cycle and is fed back to the input for processing the second round. Notice that the corresponding outputs are produced as defined by Equation 1. For the second round, after eight clock cycles, the control logic chooses the feedback rather than the plaintext input using a 32 bit 2:1 mux. Our decision to add two pipeline stages to interleave two plaintexts is apparent, as we can see that each pipeline stage is performing an operation only four out of every eight cycles, Which allows us to feed two consecutive 128 bit blocks one after another, in effect doubling our throughput without any additional complexity.

A grayed-out multiplexer is an alternative input, which makes it easy to perform the XOR operation of the key and initial input prior to the first round. For four consecutive clock cycles, C0’s DSP performs the XOR operation while the output passes through the other DSPs; this results in the initial output appearing at the stage of the pipeline and the sequence continues as previously described. We have implemented this design, and noticed an expected slight degradation in performance due to the insertion of a 32 bit 2:1 mux in the data path. There are also additional signals required for the control logic, but those do not affect performance. Finally, we also tried a different approach for computing columns using the same basic structure, but instead of saving the output of each DSP to the one on its right, the data is fed back onto itself for the next XOR operation with the data arriving from the BRAM. We found, however, that this requires the input of a key to each DSP block, extra control logic, and different operating modes for the DSP, and a 32 bit 4:1 mux to choose between the output of each DSP for the feedback loop. All those introduced extra delays when routed, and performed worse than the original design. Up to now we focused on the encryption process, though decryption is quite simply achieved with minor modifications to the design. The T-tables are different for encryption and decryption, storing them all would require double the amount of storage, which we want to avoid. Recall, however, that any Ti can be converted into Tj simply by shifting the appropriate amount of bytes. The modification to the design is therefore, replacing the 32 bit 2:1 mux at the output of the BRAM with a 4:1 mux such that all possible byte shifting is possible, and loading the BRAMs with TiE, TiE, TiD and TiD, TE and TD denoting encryption and decryption T-tables, respectively. Of course, this would degrade the performance because the data path between BRAM and DSP are now longer. An alternative is to dynamically reconfigure the content of the BRAMs with the decryption T-tables; this can be done from an external source, or even from within the FPGA using the internal configuration access port (ICAP) with a storage BRAM for reloading content through the T-table BRAMs’ data input port.

A. Round and Unrolled Modules

Since the single AES round requires the computation of four 32bit columns, we can propagate the basic construct four times and sum up of 8, 16, and 24 bit registers at the inputs of the columns. The first four instances is shown in Figure 3, one byte is fed back to the same instance while 3 bytes are distributed to the other three instances. The latency of this construct is still 80 clock cycles as before, but allows us to interleave eight 128 bit inputs at any given time. This is possible because of the eight pipeline stages, where each of the four instances receives a 32 bit input every clock cycle. As apposed to the previous module, though, the byte arrangements allow that the T-tables be static so the 32 bit 2:1 multiplexers are no longer required. This simplifies the data paths between the BRAMs and DSPs since the shifting can be fixed in routing. The control logic is simple as well, comprising of a 3 bit counter and a 1 bit control signal for choosing the last round’s T-tables.

B. Finally, the natural thing to do was to implement a fully unrolled AES design for achieving maximum throughput. For this, we connected ten instances of the —round design presented above for an 80-stage pipeline using 80 BRAMs[25] and 160 DSP blocks. Since this design does not require any dynamic control logic it produces a 128 bit output every clock cycle. The initial XOR of the input block with the main key can be done by adding one to four DSP blocks (amount will affect latency) as a pre-stage to the round operation, or be performed in —regular logic. We now move on to performance results.

a. The Encryption Flow

C. Round_Key_Encrypt
D. Tmp = Add Round Key (Data, Round_Key_Encrypt [0])
E. For round = 1-9 or 1-11 or 1-13: F. Tmp = ShiftRows (Tnp)
G. Tmp = SubBytes (Tmp)
H. Tmp = MixColumns (Tnp)
I. Tmp = AddRoundKey (Tnp, Round_Key_Encrypt [round])
J. end loop
K. Tmp = ShiftRows (Tnp)
L. Tmp = SubBytes (Tnp)
M. Tmp = AddRoundKey (Tnp, Round_Key_Encrypt [10 or 12 or 14])
N. Result = Tmp

a. Decryption Flow

O. Round_Key_Decrypt
P. Tmp = Add Round Key (Data, Round_Key_Decrypt [0])
Q. For round = 1-9 or 1-11 or 1-13:
R. Tmp = InvShiftRows (Tnp)
S. Tmp = InvSubBytes (Tnp)
T. Tmp = InvMixColumns (Tnp)
U. Tmp = AddRoundKey (Tnp, Round_Key_Decrypt [round])
V. end loop
W. Tmp = InvShiftRows (Tnp)
X. Tmp = InvSubBytes (Tnp)
Y. Tmp = AddRoundKey (Tnp, Round_Key_Decrypt [10 or 12 or 14])
Z. Result = Tmp
IV. SOFTWARE IMPLEMENTATION

A. Xilinx

Xilinx ISE (Integrated Software Environment) is a software tool produced by Xilinx for synthesis and analysis of HDL designs, enabling the developer to synthesize (“compile”) their designs, examine RTL diagrams, perform timing analysis, simulate a design’s reaction to different stimulus and configure the target board with the programmer. In the present work Xilinx 13.2 ISE is being used for coding and development along with ADEPT from digilent for hardware linking.

B. Verilog Coding Language

Verilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated circuit (IC) designers. The alternative one is VHDL. HDL allows the design to be simulated earlier in the design cycle in order to correct errors or experiment with different architectures. Designs described in HDL are technology-independent, easy to design and debug, and are usually more readable than schematics, particularly for large circuits.

Verilog can be used to describe designs at four levels of abstraction:
1. Algorithmic level (much like c code with if, case and loop statements).
2. Register transfer level (RTL uses registers connected by Boolean equations).
3. Gate level (interconnected AND, NOR etc.).
4. Switch level (the switches are MOS transistors inside gates).

The language also defines constructs that can be used to control the input and output of simulation.

V. TESTING AND RESULTS

Fig 4: Simulation results for 128 bit with design utilities

The Figure 4 depicts the encryption rate for 128 bit data being fed. The various column of the waveform includes the declared variables in the code along with the predefined clock and data out signal as shown above. This result has been verified on the Spartan 6 kit. The encryption rate for 128 bit data has been found to be 1.92 Gbits/sec.

Fig 5: Simulation results for 128 bit data input with varied time slice

The above Figure 5 shows the varied time slice output for the 128 bit encryption which also feeds the null data on the text out line as seen above the rate of encryption being approximately same with a slight variation and is found to be 1.89 Gbits/sec.

Fig 6: Simulation results for 176 bit data input

The 176 bit data encryption has been successfully achieved on the Spartan 6 kit and has been verified with the rate of encryption for the same 128 bit cipher key along with the 176 input data. The rate of encryption observed here is 1.82 Gbits/sec.

Fig 7: Simulation results for 192 bit data input

The Figure 7 depicts the encryption rate for 192 bit data being fed. The cipher key being 128 bit for encryption. The waveform also shows the plain text as well as the cipher key with text output. The encryption rate for 192 bit data has been found to be 1.73 Gbits/sec.
VI. CONCLUSION

The In the proposed work various ways for performing AES operations at a high throughput using on-chip RAM and DSP blocks with minimal use of traditional user logic such as flip-flops and look-up tables has been successfully verified. The encryption rate of the 128,176 and 192 bits is achieved for a better throughput and also the performance valuations when made resulted in the better throughput for 176 and 192 bits with the better resource utilization with the encryption rate of 92.1, 1.89 and 1.73 Gbits/sec for 128, 176 and 192 bits respectively and this revealed that the higher bit configurations lead to higher security level of data which can be accounted for encryption as well as decryption. The encryption rate for the 128,176 and 192 bits has been achieved with the Block RAMs and four DSP48F processor which had a high throughput characteristic. The Spartan 6 FPGA kit usage in the work also revealed that along with the earlier AES implementation done with Vertex 5, Spartan 3 boards the throughput results were achieved.

REFERENCES

[7]. Helion Technology Ltd. High performance AES (Rijndael) cores for Xilinx FPGAs, 2007 (Rev. 2.3.3). aes_xilinx_helioncore.pdf.